Development Log

  • GNAT Pro
    Aug 4th, 2017

    Improve interrupt handling on bare-metal Cortex-A/R
    The Ravenscar runtimes targeting the Xilinx ZynQ7000 and the Hercules TMS570 now support FPU and SIMD operations in interrupt handlers. The ZynQ runtimes now also support nested interrupt handling.